# TMS5220C Speech Synthesis Data Sheet

1987

Theory of Operation Electrical Specifications



## TMS5220C Speech Synthesis Data Sheet



#### IMPORTANT NOTICE

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Copyright © 1987, Texas Instruments

## Contents

Se	ction		Page
1	Intro	duction	1-1
	1.1 1.2 1.3	Description	1-1 1-2 1-2
2	The	ory of Operation	2-1
	2.1	Input/Output Structure  2.1.1 Memory Data Bus  2.1.1.1 Command Register  2.1.1.2 FIFO Register  2.1.1.3 Data Register  2.1.1.4 Status Register  2.1.1.5 Read and Write Signal Inputs  2.1.1.6 Ready Signal Output  2.1.1.7 Interrupt Signal Output  2.1.2 Speech ROM Interface  2.1.2.1 Memory Address  2.1.2.2 ROM Clock  2.1.2.3 Memory Control Outputs  2.1.3 Speech Output  2.1.3.1 Digital-to-Analog Conversion  2.1.3.2 Digital Audio	2-1 2-2 2-3 2-3 2-4 2-5 2-5 2-6 2-6 2-6 2-7 2-7
3	Exte	rnal Controller Commands	3-1
	3.1 3.2 3.3 3.4 3.5 3.6	Load Address Command	3-1 3-2 3-2 3-3 3-3 3-3

4	Syst	tem Timing	4-1
	4.1 4.2 4.3 4.4 4.5 4.6	Power-Up Sequence Write Cycle for Commands Write Cycle for Speech Data Read Cycle for Status Transfer	4-1 4-2 4-3 4-4 4-6 4-7
5	Elec	trical Specifications	5-1
	5.1 5.2 5.3 5.4	Recommended Operating Conditions Electrical Characteristics Over Recommended Ranges of Operating Conditions	5-1 5-1 5-2 5-2
6	Mec	hanical Data	6-1
	6.1	28-Pin N-Plastic Package  Environmental  6.2.1 Temperature  6.2.2 Humidity	6-1 6-1 6-1 6-1
	6-3	PLCC square package	6-2

## List of Illustrations

Figure	Title	Page
1-1	Pin Assignments	1-2
2-1	TMS5220C Voice Synthesizer Processor	
	Block Diagram	2-1
2-2	Speech Signal from Analog-to-Digital Converter	2-8
2-3	Digital Speech Data Timing	2-8
4-1	System Clock	4-2
4-2	Power-Up Sequence Timing Diagram	4-2
4-3	Write Cycle for Commands Timing Diagram	4-3
4-4	Write Cycle for Speech Data Timing Diagram	4-5
4-5	Read Cycle for Status Transfer Timing Diagram	4-6
4-6	Read-Byte Sequence Timing Diagram	4-7

## List of Tables

Table	Title	Page
1-1	Pin Functional Description	1-3
2-1	Status Register Bits	2-4
2-2	Read and Write Functions	2-5
2-3	Memory Control Functions	2-7
3-1	TMS5220C Commands and Command Format	3-1
3-2	Load Address Sequence	3-2
4-1	System Timing Comparison	4-1
4-2	Power-Up Sequence Timing Requirements	4-3
4-3	Write Cycle for Commands Timing	
	Requirements	4-4
4-4	Write Cycle for Speech Data Timing	
	Requirements	4-5
4-5	Read Cycle for Status Transfer Timing	
	Requirements	4-6
4-6	Read-Byte Sequence Timing Requirements	4-7

#### 1 Introduction

Texas Instruments Incorporated produces speech synthesis devices that are based on a pitch excited linear-predictive-coding (LPC) technique. Through the linear predictive coding, data that is derived from the original speech signal is converted to control parameters for a mathematical model of the vocal tract. This model is then implemented in a customized digital signal processor. The processor produces a series of digital sampled data that is a representation of an acoustic waveform. This waveform is converted to an analog electrical signal that is applied to a speaker to produce synthetic speech. The synthetic speech retains the inflections and voice characteristics of the original speech and does not have the robotic quality that is often associated with synthesis-by-rule systems.

Generation of the LPC control parameters, from a spoken word or phrase, requires the use of a Speech Development System (SDS), which is not discussed in this manual. For information concerning the use of an SDS, contact a Texas Instruments Regional Technology Center.

#### 1.1 Description

The TMS5220C is an LPC-10 (Linear Predictive Coding with a tenth-order filter) voice synthesis function on a chip. A flexible interface structure allows a choice of data storage media for the model of the vocal tract. The interface also provides a means by which a microcontroller, external to the TMS5220C, can select the digital data. In addition to the TMS5220C, a TMS5220C based voice synthesizer system requires the following:


- Storage device (e.g. ROM, RAM or TMS6100) for TMS5220C input data.
- Host controller to direct the TMS5220C modes of operation. The host controller can be a microprocessor or an assembly of switches and simple digital logic. The overall system requirements dictate the complexity of the host controller.
- Low-pass filter to remove switching noise from the TMS5220C output signal. A second order filter is adequate for many applications, but a higher order may be required for specific system requirements.
- 4. A speaker and buffer amplifier.

#### 1.2 Key Features

- Pitch excited LPC-10 synthesis algorithm
- · Choice of 4-kHz or 5-kHz voice input bandwidth
- Low data rate: 1000 to 1700 bps
- On chip 8-bit digital-to-analog converter
- Voice data input through either an 8-bit control/data bus land internal FIFO) that is primarily used with an external 8-bit host controller or a serial interface that is designed for use with a TMS6100.

#### 1.3 Pin Assignment and Description

Figure 1-1 shows the TMS5220C pin assignment. Table 1-1 is a pin functional description for the TMS5220C.



NU Make no external connection

Figure 1-1. Pin Assignments

Table 1-1. Pin Functional Description

PIN			
NAME	NO.	1/0	DESCRIPTION
ADD1	2	0	Address 1 output (LSB) to a Voice Synthesis Memory
ADD2	25	0	Address 2 output to a Voice Synthesis Memory
ADD4	23	0	Address 4 output to a Voice Synthesis Memory
ADD8/SERIAL IN	21	1/0	Address 8 output (MSB) to a Voice Synthesis Memory or Serial Data Input
ROMCLK	3	0	Clock output to a Voice Synthesis Memory
DO -	1	1/0	Memory data bit 0 (LSB)
D1	26	1/0	Memory data bit 1
D2	24	1/0	Memory data bit 2
D3	22	1/0	Memory data bit 3
D4	19	1/0	Memory data bit 4
D5	12	1/0	Memory data bit 5
D6	13	1/0	Memory data bit 6
D7	14	1/0	Memory data bit 7 (MSB)
ĪNT	17	0	Interrupt
MO	15	0	Command bit 0 to the Voice Synthesis Memory
M1	16	0	Command bit 1 to the Voice Synthesis Memory
OSC	6	1	Oscillator input
PROM OUT	10	0	Oscillator selector
R	28	1	Read select
READY	18	0	Data transfer cycle complete
VREF	11	- 1	Ground reference voltage
SERIAL OUT	9	0	Serial data output
SPEAKER	8	0	Audio output
SYNC	7	0	Synchronization output
NU	20		Make no external connection
V <sub>DD</sub>	4		-5 V supply voltage
VSS	5	- 1	5 V supply voltage
W	27	ı	Write select

#### 2 Theory of Operation

The TMS5220C accepts commands and filter parameters from the external host controller to produce synthetic speech. Figure 2-1 is a block diagram of the TMS5220C.




Figure 2-1. TMS5220C Voice Synthesizer Processor Block Diagram

#### 2.1 Input/Output Structure

The TMS5220C input/output structure consists of the following sections:

 Memory data bus interface — An 8-bit bus and read (R), write (W), interrupt (INT), and ready (READY) control signals that interface the TM\$5220C to the host controller.

- Speech ROM interface A 4-bit address bus that interfaces the TMS5220C to a Vocabulary Read Only Memory (TMS6100 series). Address output ADD8 is also used to input serial speech data from the TMS6100 or other memories. Clock and control signals are provided for memory control.
- Speech Output Synthesized speech data is provided in an analog and a digital format. The analog signal comes from a current source and is discussed later. The digital speech is provided as a serial-bit stream. Clock and synchronizing signals are provided with the digital speech output.

#### 2.1.1 Memory Data Bus

The memory data bus is an 8-bit wide path between an external controller and the registers in the TMS5220C . Data is written into the command or FIFO registers from the external controller by setting the write command  $(\overline{W})$  low. Data is read from the data or status registers, to the external controller, by setting the read command  $(\overline{R})$  low.

The four TMS5220C registers that interface to the memory data bus are as follows:

- Command register The command register is an 8-bit latch that receives commands from an external host controller.
- FIFO register The first-in first-out 16-byte register receives, via the memory data bus, byte wide speech data from the host controller. In addition, it outputs serial speech data to the speech synthesizer.
- Data register The data register is an 8-bit serial-in parallel out latch that receives serial speech data from a TMS6100 ROM. The data is buffered into parallel byte-wide words and put into the memory data bus for output to the external controller.
- 4. Status register (flags) The status register is a 3-bit register that contains data on the status of the TMS5220C. The 3-bit status word is put onto the memory data bus so that it can be accessed by an external host controller.

The 8-bit memory data bus has internal pullup resistors.

#### 2.1.1.1 Command Register

The command register receives command data from the memory data bus and holds it for the internal controller to interpret and execute. The TMS5220C acts as an attached processor to the host controller and performs its synthesis tasks when appropriate commands are sent by the host controller.

#### 2.1.1.2 FIFO Register

The 128 bit FIFO register is organized as a 16-byte parallel-in serial-out buffer. This buffer is used to hold speech data which is input by the host controller after it has issued a Speak External command to the TMS5220C.

The synthesis section requires the data to be shifted out serially starting with the LSB from the first-in byte. A stack pointer keeps track of the location of the last-in byte. Within 50  $\mu s$  after the FIFO becomes less than half full, the Buffer Low (BL) status flag is set and the interrupt signal ( $\overline{\text{INT}}$ ) goes low. This indicates to the host controller that more data should be provided to the TMS5220C . If the buffer empties completely, the Buffer Empty (BE) status flag is set and the Talk Status (TS) flag is reset causing speech to terminate immediately. To resume speech, with data provided by the host controller, another Speak External command must be issued. The FIFO buffer is cleared at the beginning and end of the Speak External command. Also, the Reset command and the Power-Up Clear sequence will clear the buffer, reset  $\overline{\text{INT}}$  to high and reset the status flags.

#### 2.1.1.3 Data Register

The 8-bit data register is organized as a serial-in parallel-out holding register. The TMS5220C uses the register, during the execution of a Read-Byte command, to convert the serial data from the TMS6100 to an 8-bit data word. This data is available to be read by the external controller (but not by the TMS5220C FIFO). The timing requirements to input the Read Byte command and to read the data from the memory data bus are defined in Section 4.

The first bit of serial data into the data register goes to the byte's most significant bit (D7). However, the serial data out of the FIFO buffer starts with the least significant bit. Therefore, if speech data is read from a TMS6100 using the Read-Byte command and then written back to the FIFO using the Speak External command, the byte must be bit reversed by the external controller.

#### 2.1.1.4 Status Register

The three bits of the status register provide information on the state of the TMS5220C to the external controller. The status register can be read at any time by taking the Read  $(\overline{R})$  input low. However, it should not be read immediately following a Read Byte command. When  $\overline{R}$  goes low, the TMS5220C sends status data to the memory data bus. When the data is stable, the  $\overline{READY}$  signal goes low. However, the TMS5220C is not ready to accept another read or write command for at least 12  $\mu s$ . Table 2-1 describes the three status register bits and shows their corresponding memory data bus bits.

Table 2-1. Status Register Bits

MEMORY DATA BUS BIT	STATUS REGISTER BIT	DESCRIPTION
D7	TS	Talk Status (TS) is active (high) when the TMS5220C is processing speech data. It goes high at the initiation of a Speak command or after nine bytes of data are loaded into the FIFO buffer following a Speak External command. It goes inactive (low) when the stop code (Energy = 1111) is processed, a Buffer Empty (BE) condition occurs, or by a Reset command is invoked. When TS goes low, the audio output will be ramped down to zero and will be terminated on the next frame boundary.
D6	BL	Buffer Low is active (high) when the FIFO buffer is less than half full. Buffer Low is cleared when data is loaded so that the FIFO is more than half-full. After the FIFO receives the ninth data byte (FIFO more than half-full) in the Speak External mode, there is a delay of 50 µs before BL is set low.
D5	BE	Buffer Empty (BE) is active (high) when the FIFO buffer has run out of data while the TMS5220C is executing a Speak External command. BE is set when the last bit of the last byte in the FIFO is shifted out to the synthesis section. This causes Talk Status to be cleared. Speach is terminated at some abnormal point and the Speak External command execution is terminated. Data written to the memory data bus by the external controller will be routed to the command register.

#### 2.1.1.5 Read and Write Signal Inputs

Н

Activity on the memory data bus is controlled by the Read  $(\overline{R})$  and Write  $\{\overline{W}\}$  inputs as shown in Table 2-2.

FUNCTION

H H TMS5220C output buffers are in a high-impedance state.

H L The external controller is inputting data to the command.

The external controller is reading data from the data

register or the FIFO.

Hardware Clear.

Table 2-2. Read and Write Functions

Note: A read cycle cannot be completed while  $\overline{W}$  is low and a write cycle cannot be completed while  $\overline{R}$  is low.

register or the status register.

A hardware clear is performed by simultaneously holding  $\overline{R}$  and  $\overline{W}$  low for 1 ms. The effects are similar to a Reset command. Talk Status is cleared and any speech activity is halted. The FIFO buffer is purged (BL and BE go high). The input/output multiplexers are set to allow data to be written to the command register and read from the status register. An interrupt may be generated and should be ignored at this time.

#### 2.1.1.6 Ready Signal Output

The TMS5220C is a slow memory device (i.e., it cannot properly respond to read/write cycle times of most controllers). Therefore, external controller wait states are required to successfully complete a read/write cycle. The TMS5220C uses the ready line to signal the controller to execute wait states until incoming data has been read or output data is stable.

The ready output goes high 100 ns after  $\overline{R}$  or  $\overline{W}$  goes low. A high  $\overline{READY}$  signal lets the external controller know that the data transfer cycle is not complete. When the TMS5220C has established stable data on the memory data bus (for  $\overline{R}$ ) or has completed latching data in from the bus (for  $\overline{W}$ ), the  $\overline{READY}$  signal goes low indicating that the controller may terminate the data transfer cycle. However, the TMS5220C is not ready to accept another  $\overline{R}$  or  $\overline{W}$  command for at least 12  $\mu$ s.

#### 2.1.1.7 Interrupt Signal Output

The interrupt signal ( $\overline{\text{INT}}$ ) indicates changes in the status of the TMS5220C that may require attention from the external controller.  $\overline{\text{INT}}$  goes high when the status register is read or if the Reset command is executed.  $\overline{\text{INT}}$  goes low when Talk Status (TS) makes a high-to-low transition. However, if the TS

transition is during a Read cycle, the  $\overline{\text{INT}}$  signal will not go low until the cycle is completed. In addition,  $\overline{\text{INT}}$  goes low when buffer low (BL) makes a low-to-high transition indicating that more phrase data is needed by the FIFO buffer for the Speak External command.

#### 2.1.2 Speech ROM Interface

The Speech ROM interface is designed to minimize the interface hardware between the TMS5220C and TMS6100. This interface consists of the memory address lines, the ROM clock (ROMCLK), and two memory control lines (MO and M1). Detailed timing information is contained in the TMS6100 Data Manual.

#### 2.1.2.1 Memory Address

Memory address is a 4-bit parallel bus (ADD8, ADD4, ADD2, ADD1) that provides addressing information to the TMS6100 and data transfer back to the TMS5220C. The speech data from the TMS6100 is a serial bit stream that is multiplexed onto the ADD8 line.

#### 2.1.2.2 ROM Clock

The TMS5220C oscillator (OSC) is divided by 4 to produce the ROM clock (ROMCLK). This a continuous clock that is used by the TMS6100.

#### 2.1.2.3 Memory Control Outputs

The M0 and M1 outputs control the addressing of data in the TMS6100. Table 2-3 lists the functions performed.

Table 2-3. Memory Control Function

MO	M1	FUNCTION
L	L	Idle. TMS6100 in nonoperating state.
L	Н	Load address. The four bits (one nibble) of data on ADD8, ADD4, ADD2, and ADD1 are loaded into the TMS6100. Five nibbles are loaded to complete address loading (14 bits select a byte in the ROM, 4 bits are used for chip select, and 2 bits are not used).
Н	L	Read. The first Read command after the Load Address is a dummy command that is used to reset a pointer internal to the TMS6100, Each Read command after the first one will cause a speech data bit to be placed on ADD8.
H 15, 300	Н	Read and Branch. The TMS6100 uses the current address input by the Load Address command as an indirect address for access to the start of the speech data.

#### 2.1.3 Speech Output

The TMS5220C outputs speech data in both an analog and a digital format. Since the device is a digital processor, the analog signal is derived through a digital-to-analog converter.

#### 2.1.3.1 Digital-to-Analog Conversion

The TMS5220C has an 8-bit digital-to-analog converter. Every sample period I125 μs for 8-kHz sampling) a new data point is converted into a current output of 0 to 1.5 mA. As shown in Figure 2-2, 0 represents the most negative speech amplitude shown.

A 3.9-k $\Omega$  resistor from the Speaker output to V<sub>DD</sub> will convert the speech current to an output voltage. The voltage across the resistor will have a DC offset which can be eliminated by capacitively coupling the speech signal to filter and amplifier stages.

#### 2.1.3.2 Digital Audio

The digital speech which is being fed to the analog-to-digital converter is also available at the Serial Out terminal on the TMS5220C. The speech is a 2's compliment value and each bit is stable when ROMCLK makes a high-to-low transition. The Sync signal provides a means of locating the speech data within a frame that is defined by 20 cycles of ROMCLK. Figure 2-3 illustrates digital speech data timing.




Figure 2-2. Speech Signal from Analog-to-Digital Converter




Figure 2.3. Digital Speech Data Timing

#### 3 External Controller Commands

The external controller sends commands to the TMS5220C to specify the functions that are to be performed. The controller must know the TMS5220C operating mode. If the controller has the TMS5220C in the Speak External mode, the data placed on the memory data bus is interpreted as speech data and not as a command. The external controller puts the command on the memory data bus and pulls  $\overline{W}$  low. The TMS5220C sets  $\overline{READY}$  high to indicate that it is busy reading the command. When  $\overline{READY}$  goes low, the TMS5220C has accepted the command. A new command can be sent to the TMS5220C after the wait time specified in Table 4-3. The commands that are available for use by the external controller are shown in Table 3-1.

Table 3-1. TMS5220C Commands and Command Format

	COMMAND FORMAT (DATA ON MEMORY BUS)							
COMMAND	MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
Load Address	×	1	0	0	Α	Α	Α	Α
Speak	×	1	0	1	X	X	X .	X
Speak External	×	1	1	0	X	X .	X	' X
Read Byte	×	0	0	1	Х	X	Х	, X
Read and Branch	×	0	1	1	Х	Х	Х	X
Reset	×	1.,	1	1	, X	X	X	X

#### 3.1 Load Address Command

The Load Address command allows the external controller to alter the address register in the TMS6100 to point to new speech data. Each Load Address command modifies four bits (one nibble) of the TMS6100 address register starting with the least-significant nibble.

Table 3-2 lists the Load Address command required to address the TMS6100 memories. Five consecutive Load Address commands are required to load a 4-bit chip select-address (selects 1 of 16 TMS6100 memory devices) and a 14-bit address (selects 1 byte in the selected TMS6100). The chip-select address is mask-programmed during the manufacture of the memory device. Preprogrammed off-the-shelf memory devices generally have a chip-select address of 0000.

Table 3-2. Load-Address Sequence

BYTE TO	LOAD	LOAD-ADDRESS COMMAND			BYTE ADDRESS				
TMS6100	D7	D6	D5	D4	D3	D2	D1	DO	
FIRST	X	1	0	0	A3	A2	A1	Α0	
SECOND	×	1	0	0	A7	A6	A5 .	A4	
THIRD	. ×	1	0	0	A11	A10	A9	Α8	
FOURTH	×	1 1	0	0	CS1	CSO	A13	A12	
FIFTH	×	1 1	0	0	×	X	CS3	CS2	

Where: X - Don't care

A0 through A13 = speech data address CS0 through CS3 = chip address

#### 3.2 Speak Command

The Speak command allows speech data to be generated from phrase data stored in the TMS6100. This command generates an internal signal that immediately causes Talk Status to be set and initiates speech synthesis calculations using the next available data from the TMS6100. Audio output begins on the following frame boundary. The TMS5220C continues to retrieve data from the TMS6100 and generates speech output until a stop code (Energy = 1111) is received and recognized. On the next frame boundary, the Talk Status is cleared and execution of the Speak command is completed.

The Reset command causes immediate termination of the Speak command and clears Talk Status. Audio output halts immediately without waiting for a frame boundary.

#### 3.3 Speak External Command

This command allows the external controller to supply speech data to the TMS5220C from some memory other than the TMS6100. Upon receipt of a Speak External command, the following occur:

- The TMS5220C purges the FIFO buffer
- 2. BL and BE go high causing an interrupt to be generated
- Data put on the memory data bus by the external controller is routed to the FIFO buffer
- When the BL status becomes false (a minimum of 9 bytes have been loaded into the FIFO) Talk Status is set and speech synthesis calculations begin using data from the FIFO buffer.

Data continues to be taken from the FIFO buffer until a stop code (Energy = 1111) or the BE abnormal termination occurs.

After executing a Speak External command, all data that is transferred to the TMS5220C goes into the FIFO buffer until a stop code (Energy = 1111) is read by the TMS5220C, a BE status occurs, or a hardware clear occurs.

#### 3.4 Read Byte Command

The Read Byte command allows the external controller to access the next eight bits from the TMS6100 (byte boundaries are ignored). To access data or text at a particular address, the full address is first loaded into the TMS6100 using the Load Address command.

#### 3.5 Read and Branch Command

The Read and Branch command allows the TMS5220C to access speech data via an indirect addressing scheme. This feature is typically used in conjunction with a look-up table that is stored in the TMS6100. Each look up table entry occupies two bytes.

The advantage of this approach is in the use of standardized software and hardware for different applications. One example is the use of several languages in a common control system. Each word for the different languages is stored in the same place in the look-up table contained in each TMS6100.

To perform the Read and Branch operation, the look-up table address is first loaded into the TMS6100 address register with Load Address commands. Execution of the Read and Branch command ends with the TMS6100 ready to read speech data starting at the address pointed to by the address contained in the look-up table. This command cannot be used in multiple TMS6100 applications.

#### 3.6 Reset Command

The Reset command allows the external controller to halt the Speak command and to put the TMS5220C into a known state. Reset performs the following functions:

- 1. Clears the Talk Status and halts speech activity immediately
- 2. The FIFO buffer is purged (BE and BL go high)
- The Input/Output paths are set to their default condition so that a
   Write signal (W) will put data on the memory data bus into the
   Command register and a Read signal (R) will put the contents of the
   Status register onto the memory data bus.

#### 4. The Interrupt line (INT) goes high.

The Reset command cannot halt a Speak External command because it will be interpreted as speech data. A hardware reset will stop a Speak External command.

The Reset command can require up to 800 ms to complete the register clearing operations. The Hardware Reset only takes 1 ms for the same function.

#### 4 System Timing

This manual describes all TMS5220C timing at an 8-kHz sample rate of the original spoken speech. This rate requires the system clock to run at 640 kHz if the internal RC oscillator is used or at 320 kHz if an external clock is provided. Variations from this rate will cause the pitch of the speech to vary. A system timing comparison for 8 kHz and 10 kHz sampling rates is provided in Table 4-1.

PARAMETER	10-kHz SAMPLE RATE	8-kHz SAMPLE RATE	UNIT
Frame period	20	25	ms
(200 samples/frame)		1 11:00 / 10:00	
Sample rate	10	8	kHz
Sample period	100	125	μS
ROM clock rate	200	160	kHz
ROM clock period	5	6.25	μ5
RC oscillator rate	800	640	kHz
RC oscillator period	1250	1562.5	ns
	E .	1	1

Table 4-1. System Timing Comparison

#### 4.1 System Clock

The two possible sources for the System Clock are the internal RC oscillator or an external 0-V to 5-V clock. The internal RC oscillator is active when the PROMOUT output is open, connected to VREF or VDD. PROMOUT is connected to VSS for operation with an external clock.

An external resistor [Figure 4-1(a)] sets the internal oscillator frequency. The oscillator can be adjusted to correspond to the sampling frequency that was used when the speech was encoded. Use of a shunt capacitor is recommended to prevent circuit layout and environmental noise from affecting device operation. To adjust the oscillator, monitor the frequency at ROMCLK. This buffered output, which is one-fourth the oscillator frequency, is not affected by the input capacitance of the measurement equipment.

An external clock can be applied to the OSC input (Figure 4-1(b)). The clock input signal must be 0 V to 5 V with a frequency of 320 kHz for an 8-kHz sampling rate.




Figure 4-1. System Clock

#### 4.2 Power-Up Sequence

The power supply voltages (VDD and VSS) must be stable within 2 ms for proper initialization of the TMS5220C. If the power-up transition takes longer than 2 ms, a hardware reset must be generated after the voltages have stabilized. Figure 4-2 shows the power-up sequence timing waveforms. Table 4-2 lists the power-up sequence timing requirements.




Figure 4-2. Power-Up Sequence Timing Diagram

NOTE: When Read and Write are both low, the data bus IDO thru D7I will go low.

Table 4-2, Power-Up Sequence Timing Requirements

(*)	PARAMETER	MIN	MAX	UNIT
tf	Fall time, V <sub>DD</sub>		2	μs
tw	Pulse duration, $\overline{W}$	200	est de	ns
td1	Delay time, V <sub>DD</sub> low to R low	5.		μS
t <sub>d2</sub>	Delay time, ₹ low to ₩ low		50	ns
t <sub>d</sub> 3	Delay time W high to R high		50	ns

#### 4.3 Write Cycle for Commands

The timing requirements for Read-and-Branch, Load Address, Speak, Speak External, and Reset commands are shown in Figure 4-3 and listed in Table 4-3.




Figure 4-3. Write Cycle for Commands Timing Diagram

Table 4-3. Write Cycle for Commands Timing Requirements

PARAMETER				MAX	UNIT
<sup>t</sup> d1	Delay time, W low to data valid			3	μS
t <sub>d2</sub>	Delay time, data in valid	d to W high	200		ns
t <sub>d</sub> 3	Delay time, W low to R	EADY high	. 5.	100	ns
th	Hold time, $\overline{W}$ high to de	ata in	100		ns
tw1	Pulse duration, READY	high	18	26	us
t <sub>w2</sub>	Pulse duration, $\overline{W}$ low	A STATE OF THE PARTY OF THE PAR	200		ns
twait1	Wait time, Read and Branch Command from READY high to next allowable command †		595	11.5	μS
t <sub>wait2</sub>	Wait time, Load Address Command from READY high to next allowable command <sup>†</sup>		42		μS
t <sub>wait</sub> 3	Wait time, Speak Command from	Preceded by Load Address Command	287		
	READY high to next allowable command	Not preceded by Load Address Command			μS
<sup>t</sup> wait4	Wait time, Speak External Command high to next allowable command †		42		μs
<sup>t</sup> wait5	Wait time, Reset Command from READY high to next allowable command †		800		ms
<sup>t</sup> d (RWH-RWL)	Minimum time from R (or W) high to the next R (or W) low				μS

 $<sup>^\</sup>dagger$  If a new command is issued prior to the completion of the present command (before the end of  $t_{wait}$ ), the  $\overline{READY}$  signal will go high and stay high until the present command is finished executing in the TMS5220C.

#### 4.4 Write Cycle for Speech Data

The timing requirements for speech data input after the Speak-External command has been invoked are shown in Figure 4-4 and listed in Table 4-4.




Figure 4-4. Write Cycle for Speech Data Timing Diagram

Table 4-4. Write Cycle for Speech Data Timing Requirements

PARAMETER			MIN MAX	
<sup>t</sup> d1	Delay time, $\overline{W}$ low to data valid		3	
t <sub>d2</sub>	Delay time, data invalid to $\overline{\mathbf{W}}$ high	200	168	ns
t <sub>d</sub> 3	Delay time, W low to READY high		100	ns
th	Hold time, ₩ high to data in	100		ns
t <sub>w1</sub>	Pulse duration, READY high	18	26	μS
tw2	Pulse duration, W low	200		ns
<sup>t</sup> d (RWH-RWL)	Minimum time from $\overline{R}$ (or $\overline{W}$ ) high to the next $\overline{R}$ (or $\overline{W}$ ) low	12		μS

#### 4.5 Read Cycle for Status Transfer

The read cycle timing requirements for status transfer are shown in Figure 4.5 and listed in Table 4-5.




Figure 4-5. Read Cycle for Status Transfer Timing Diagram

Table 4-5. Read Cycle for Status Transfer Timing Requirements

186 m ] (19) i	PARAMETER		MIN	MAX	UNIT
<sup>t</sup> d1	Delay time, READY high to R high	81.1	6		μS
t <sub>d2</sub>	Delay time, R low to READY high	Pane		100	ns
td3	Delay time, READY high to data valid (stable)	.22	6	11	μS
to4 <sup>†</sup>	Delay time, R low to data bus driven (output unstable)	180			μS
<sup>t</sup> d5	Delay time, R high to data output disabled		2	10.5	μS
twait	Wait time, $\overline{\mathbf{R}}$ low to next allowable command		12		μS
<sup>t</sup> d (RWH-RWL)	Minimum time from $\overline{R}$ (or $\overline{W}$ ) high to the next $\overline{R}$ (or $\overline{W}$ ) law		12		μS

 $<sup>^{\</sup>dagger}$ The typical value of  $t_{d4}$  is equal to  $t_{d3}$  -2  $\mu s$ .

#### 4.6 Read-Byte Sequence

The Read-Byte timing requirements for reading data from the Data register are shown in Figure 4-6 and listed in Table 4-6.




Figure 4-6. Read-Byte Sequence Timing Diagram

Table 4-6. Read-Byte Sequence Timing Requirements

	PAR	AMETER	MIN	MAX	UNIT
<sup>t</sup> d1	Delay time, W low to data valid			3	μS
td2	Delay time, data valid to W	high	200		ns
t <sub>d</sub> 3	Delay time, READY high to	R high	8		μS
l <sub>d4</sub>	Delay time, W high to R low				μS
t <sub>d</sub> 5	Delay time, W low to READY high			100	ns
t <sub>d6</sub>	Delay time, R low to READY high			100	ns
td7	Delay time, READY low	No previous Load Address Command		320	μS
	(write) to READY low (read	Previous Load Address Command		440	
t <sub>d8</sub>	Delay time, R high to data	output disabled	4	9	μS
th	Hold time, data in after W high		100		ns
tw1	Pulse duration, W low		200		ns
tw2	Pulse duration, READY high	ı (write)		26	μS

#### 5 Electrical Characteristics

## 5.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)

Any pin with respect to VSS15 V	to 0.3 V
Continuous total dissipation	600 mW
Operating free-air temperature range 0°C	to 70°C
Storage temperature range 40 °C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

#### 5.2 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VSS	4.75	5	5.25	٧
Supply voltage, VREF		0		٧
Supply voltage, VDD	5.25	-5	-4.75	٧
High-level input voltage, VIH (see Note 1)	VSS-0.6		V <sub>SS</sub>	٧
Low-level input voltage, V <sub>IL</sub> (see Note 2)	V <sub>DD</sub>	1 10 0 2	Vss-4	V
Operating free-air temperature, TA	0		70	°C
Operational frequency (external RC)	620		825	kHz

- NOTES: 1. Pullup resistors are provided on all data and select inputs. This permits direct drive from TTL-compatible devices.
  - The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

#### 5.3 Electrical Characteristics Over Full Range of Operating Conditions

	PARA	TEST CONDITIONS	MIN	TYP	МАХ	UNIT	
VoH	High-level output	D0-D7, W, R, INT	I <sub>OH</sub> = 0.4 mA	2.4		VSS	
тон	voltage	ROMCLK, ADD1-ADD8, M0, M1	l <sub>OH</sub> = 1.00 μA	V <sub>SS</sub> -0.5		V <sub>SS</sub>	٧
Voi	Low level output	D0-D7, W, R, INT	I <sub>OL</sub> 1.6 mA	V <sub>REF</sub> - 0.5		VREF + 0.5	
	voltage	ROMCLK, ADD1-ADD8, MO. M1	I <sub>OL</sub> - 100 μΑ	ret i		V <sub>SS</sub> 4.5	V
IREF Supply current from VREF (see Note 3)				3	- 5	mΑ	
1DD	Supply/current f	rom V <sub>DD</sub> (see Note 3)			- 10	- 35	mA
Ċ,	Input capacitano	e, except data bus			15		pF
Co Output capacitance, except data bus				15		pΕ	
CL	Load depacitanc	e, data bus		25		300	pF

<sup>&</sup>lt;sup>†</sup>Typical values are at  $V_{SS} = 5 \text{ V}$ ,  $V_{DD} = -5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .


NOTE 3: Currents out of a terminal are given a negative value. IREF and IDD are sourced from the current into terminal VSS (ISS).

#### 5.4 Static Discharge Protection

All inputs and outputs are guarded against electrostatic damage by state-ofthe-art protection devices incorporated on the device.

#### 6 Mechanical Specifications

#### 6.1 28-Pin N-Package



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTES: A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.51 (0.020) above seating plane.

#### 6.2 Environmental


#### 6.2.1 Temperature

The TMS5220C is characterized for operation from 0 °C to 70 °C and can be stored in temperatures from -40 °C to 70 °C.

#### 6.2.2 Humidity

The TMS5220C is characterized to operate at 85% relative humidity at 35°C. It can be stored at 95% humidity at 55°C.

## PLCC (PLASTIC LEADED CHIP CARRIER) SQUARE PACKAGE



All dimensions and notes for the specified JEDEC outline apply.

Notes: A. Centerline of center pin each side is within 0,10 (0.004) of package

centerline as determined by dimension B.

B. Location of each pin is within 0,127 (0.005) of true position with respect to

center pin on each side.

C. The lead contact points are planar within 0,10 (0.004).

All linear dimensions are in millimeters and parenthetically in inches

#### TI Sales Offices

BELGIQUE/BELGIË S.A. Texas Instruments Belgium N.V. II. Avenue Jules Borstrison II. 1143 Bouxelles/Brussel Teles: 4007-743, 91-80 Teles: 40164 TEXBEL

DANMARK Texas Instruments A'S Maridunesses 46E 2730 Eleries Tel: 62 91 74 00 Telefax: 63 91 84 00 Telex: 13133 TEXIN

DEUTSCHLAND
Texas Instruments
Deutschland ConbHHaggertsstraße I
8050 Fresting
Tel: 3 61 61/800 od. Nhot
Teles: 5 26 529 texin d
Box: 128005 #

Kurfürstendamm 195-196 1000 Berlim 15 Ed. C3078 82 73 65 Telex. 3 25 529 tesin d Doverklarfer Straße 40 6216 Eschbotti 1 Tel. 36126/80 76

Telex : 5 26 529 rexim d III. Hager 40/Kibbelstraße 19 4300 Essen 1 Tel : 0201/24 25-0 Telex 5 26 529 texin d

Kirchinesser Straße 2 1000 Hannever 51 Tel: 3511744 90 21 Teles: 5-25-529 texin d Masbachstoße II 702 Ostfildern 2 (Nellinger) Tel: 0711734-03-0

Teles: 3-76-529 tesin d EIRE Texas Instruments Ireland Ltd 1/8 Harmout Street Dubin 2 Tel: (CI) 78-15-77

Telex : 31626

ESPANA

Tessas Instruments Espada S.A.

Colos Literas Caldiano No. 6

28:36 Marcin

Tel. : (1) 458 14 56

Telex : 21634

C/Dguttarren, 279-3-5

000CF Berrickum

Tel: (3) 473 79 80

Telex : 50436

Estas : (3) 31

Telex : 50436

Estas : (3) 31 84

Estas : (3) 31 84

Estas : (3) 31 84

FRANCE
Texas Instruments France
8.10 Avenur Morane Sacinter > B.P. 67
78141 Velis, Villarendblay tedex
Fel: Sanalard : 11, 30.70 10 CS
Service Technique : (1) 30.70 10 CS
Lies : 196207 F

HOLLAND Texas Instruments Holland B.V. Hogelishing 19 Foothus 12995 1100 AZ Ameterdam-Zuidoost Felt x: 12196 Feltx x: 12196 ITALIA. Texas Instruments Italia 5.p.A. Divisione Semiconduttori Viske Europa, 40 10093 Cologno Mennese (Milana) Tel : (02) 25300 1 Telex: 332633 MITEX 1 Via Castello della Magliana, 38 00148 Roma Tel. (36) 5222651 Telex 610587 ROTEX 1 Corso Sytzaeta, 185 10100 Torino Tel. (011) 774595 Via Amendola, 17 40100 Bologna Tel. (051: 554004 NORGE Texas Instruments Norge A/S PB 106 Refstad (Sinsenvoien 53) 0585 Oslo 5 Tel : (02) 155090 OSTERREICH Texas Instruments Ges.m.b.H. Hierainger Kai 101-105 A-1130 Wien Tel : 0222/9100-0 Telex: 136 796 PORTUGAL Texas Instruments Equipamento Electronico (Portugal) LDA. R. Eng. Frederico Ulrich, 2050 Moreira Da Mais 4470 Mais Tel : (2) 948 1003 Telex : 22985 SCHWEIZ/SUISSE Texas Instruments Switzerland AG Rimbaros Ber 6 CH-8953 Dietikon Tel.: (01) 740 22 20 Telex: 825 260 TEXIN SUOMI FINLAND Texas Instruments OY Abectmantie 3 O. Box 81. 0201 Espoo Tel: (90) 0-461-422 Teles: 121457 SVERIGE Texas Instruments International Trade Corporation (Sverigefikalen) lset)ordsgatan 7 Bex: 30 506 70 5463 93 Spånga Tel: (38) 793 91 70 Telefax: (08) 751 97 15 Telex: 10377 SVENTEX 5 UNITED KINGDOM Texas Instruments Ltd.

TEXAS

Marston Lane,

Badford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178

Technical Enquiry Service

#### TI Regional Technology Centres

DEUTSCHLAND Texas Instruments Deutschland GmbH-Haggertystraße 1 8050 Freising. Tel: (08161) 80 40 43 Frankfurt/Main. Düsseldorfer Straße 10 6236 Eschborn Tet: (0 61 96) 80 74 18 Karchhorster Straße 2 3000 Hannover 51 Tel: 005111 64 90 21 Maybachstraße 11 7302 Ostfildern 2 (Nellingen) Stuntgart Tel: (0711) 34 03-0

FRANCE Centre de Tochnologie Texas Instruments France 8-10 Avenue Morane Soulnier, B.F. 67 73141 Velley Villaroubley celex Tel: Standard (2) 30 70 10 03 Service Technique : (1) 30 70 10 05 Telex : 685707 F

Texas Instruments France 8. P. 6 06270 Villeneove-Leabet Tel: 93 22 20 01 Teles: 470127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Posthus 12995 1100 AX Amstruham-Zuidoost Tel: (020) 5602911 Teles: 12196

ITALIA Texas Instruments Italia S.p.A. Divisione Semiconduttori Viole Europa, 40 2029 Cologne Monzese (Milapo) Tel: 602: 25:00.1 Texas: 32:623 MITEX 1

SVERIGE
Texas Instruments
Insernational Trade Corporation
(Sverigefillsm)
Eafrocksgatza 7
Box 30
S-163 93 Springs
Tel. (081 793 91 70
Telefax (097 781 99 15
Telex (10377 SVENTEX

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Marcon Laur. Bedford. England, MK41 7PA Tel: (0214) 270 111 Teles: 82178 Technologia Feograpy Services

Technical Enquiry Service Tel: (0234) 223000

